

# BIRCH, STEWART, KOLASCH & BIRCH, LLP

INTELLECTUAL PROPERTY LAW

8110 GATEHOUSE ROAD  
SUITE 500 EAST  
FALLS CHURCH, VA 22042  
USA

(703) 205-8000

FAX: (703) 205-8050  
(703) 698-8590 (G IV)

e-mail: mailroom@bskb.com  
web: http://www.bskb.com

TERRELL C. BIRCH  
RAYMOND C. STEWART  
JOSEPH A. KOLASCH  
JAMES M. SLATTERY  
BERNARD L. SWEENEY\*  
MICHAEL K. MUTTER  
CHARLES GORENSTEIN  
GERALD M. MURPHY, JR  
LEONARD R. SVENSSON  
TERRY L. CLARK  
ANDREW D. MEIKLE  
MARC S. WEINER  
JOE MCKINNEY MUNCY  
ROBERT J. KENNEY  
C. JOSEPH FARACI  
DONALD J. DALEY  
JOHN W. BAILEY  
JOHN A. CASTELLANO, III

SENIOR COUNSEL  
ANTHONY L. BIRCH

OF COUNSEL:

HERBERT M. BIRCH  
(2005-1996)  
LIOT A. GOLDBERG\*  
LIAM L. GATES\*  
EDWARD H. VALANCE  
BERT J. BRADY (RET.)\*

ADMITTED TO A BAR OTHER THAN VA

GARY D. YACURA  
THOMAS S. AUCHINCLOSS  
MICHAEL R. CAMMERMEYER  
JAMES T. ELLER, JR.  
SCOTT L. LOWE  
JOSEPH H. KIM, PH.D.\*  
RICHARD S. MYERS, JR.\*  
MARY ANN CAPRIA  
MARK J. NUEL, PH.D.  
ROBERT V. RACUNAS  
DARIN E. BARTHOLOMEW\*  
D. RICHARD ANDERSON  
PAUL C. LEWIS  
JERRY W. HOGGE  
REG. PATENT AGENTS:  
FREDERICK R. HANDREN  
ANDREW J. TELESZ, JR.  
MARYANNE LIOTTA, PH.D.  
MAKI HATSUMI  
MIKE S. RYU  
W. KARL RENNEN  
CRAIG A. McROBBIE  
GARTH M. DAHLEN, PH.D.  
LAURA C. LUTZ  
ROBERT E. GOOZNER, PH.D.  
HYUNG N. SOHN

Date: June 22, 1999

Docket No.: 1163-0242P

Assistant Commissioner for Patents  
Box PATENT APPLICATION  
Washington, D.C. 20231

Sir:

Transmitted herewith for filing is the patent application of

Inventor(s): MATOBA, Narihiro  
TERADA, Kazuto; TAMURA, Masashi

For: IMAGE PROCESSING UNIT AND IMAGE PROCESSING METHOD WITH  
SIMPLIFIED EXPOSURE, GAIN AND WHITE BALANCE CONTROL

Enclosed are:

☒ A specification consisting of 35 pages

☒ 16 sheet(s) of Formal drawings

☒ An assignment of the invention

☒ Certified copy of Priority Document(s)

☒ Executed Declaration ☒ Original ☐ Photocopy

☐ A verified statement to establish small entity status under 37  
CFR 1.9 and 37 CFR 1.27

☐ Preliminary Amendment

☒ Information Disclosure Statement, PTO-1449 and reference(s)

X Other Co-Pending Letter

The filing fee has been calculated as shown below:

LARGE ENTITY				SMALL ENTITY			
FOR	NO. FILED	NO. EXTRA	RATE FEE		RATE FEE		
BASIC FEE	***** ***** *****	***** ***** *****	***** ***** \$760.00 *****	or	**** **** \$380.00 ****		
TOTAL CLAIMS	18 - 20 =	0	x18 =\$ 0.00	or	x 9 = \$	0.00	
INDEPENDENT	3 - 3 =	0	x78 =\$ 0.00	or	x 39 = \$	0.00	
MULTIPLE DEPENDENT CLAIM PRESENTED	<u>no</u>		+260 = \$ 0.00	or	+130 = \$	0.00	
TOTAL \$ 760.00				TOTAL \$ 0.00			

X A check in the amount of \$ 800.00 to cover the filing fee and recording fee (if applicable) is enclosed.

Please charge Deposit Account No. 02-2448 in the amount of \$\_\_\_\_\_. A triplicate copy of this transmittal form is enclosed.

No fee is enclosed.

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies, to charge payment or credit any overpayment to Deposit Account No. 02-2448 for any additional fees required under 37 C.F.R. 1.16 or under 37 C.F.R. 1.17; particularly, extension of time fees.

Respectfully submitted,

BIRCH, STEWART, KOLASCH &amp; BIRCH, LLP

By

JOHN CASTELLANO

Reg. No. 35,094

P. O. Box 747

Falls Church, Virginia 22040-0747

IN THE U.S. PATENT AND TRADEMARK OFFICE

Applicant: MATOBA, Narihiro et al

Application No.:

Group:

Filed: June 22, 1999

Examiner:

For: IMAGE PROCESSING UNIT AND IMAGE PROCESSING METHOD WITH  
SIMPLIFIED EXPOSURE, GAIN AND WHITE BALANCE CONTROL

L E T T E R

Honorable Commissioner of Patents  
and Trademarks  
Washington, D.C. 20231

June 22, 1999  
1163-0242P

Sir:

Under the provisions of MPEP Section 2001.06(b), the Examiner is  
hereby advised of the following co-pending U.S. Application(s):

<u>Application No.</u>	<u>Filing Date</u>	<u>Art Unit</u>
09/171,000	October 13, 1998	_____
_____	_____	_____
_____	_____	_____
_____	_____	_____
_____	_____	_____

The subject matter contained in the above-listed co-pending U.S.  
Application(s) may be deemed to relate to the present application,  
and thus may be material to the prosecution of this instant application.

The above-listed co-pending application(s) is(are) not to be  
construed as prior art. By bringing the above-listed application(s) to  
the attention of the Examiner, Applicant(s) do(does) NOT waive any  
confidentiality concerning the above-listed co-pending application(s)  
or the application. See MPEP Section 724.

Furthermore, if said application(s) should not mature into patents, such application(s) should be preserved in secrecy under the provisions of 35 U.S.C. Section 122 and 37 CFR Section 1.14.

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies, to charge payment or credit any overpayment to Deposit Account No. 02-2448 for any additional fees required under 37 C.F.R. 1.16 or under 37 C.F.R. 1.17; particularly, extension of time fees.

Respectfully submitted,

BIRCH, STEWART, KOLASCH & BIRCH, LLP

By:

~~JOHN CASTELLANO~~

~~Reg.~~ No. 35,094

~~P. O. Box 747~~

Falls Church, Virginia 22040-0747

(703) 205-8000

/dlg

## TITLE OF THE INVENTION

IMAGE PROCESSING UNIT AND IMAGE PROCESSING METHOD WITH  
SIMPLIFIED EXPOSURE, GAIN AND WHITE BALANCE CONTROL

5

## BACKGROUND OF THE INVENTION

## Field of the Invention

The present invention relates to an image processing unit and image processing method of a digital still video camera that carries out exposure control, gain control and white balance control using coded data formed by coding image signals output from an image pickup apparatus.

## Description of Related Art

Japanese patent application laid-open No. 4-298170/1992 discloses a technique about a digital still video camera with a function of coding, through orthogonal transformation, image signals acquired by an image pickup device such as a CCD (charge-coupled device). This technique utilizes DC (direct current) component data obtained by the orthogonal transformation in order to control exposure.

Fig. 16 is a block diagram showing a configuration of a digital still video camera disclosed in the above-mentioned Japanese patent application laid-open No. 4-298170. In Fig. 16, the reference numeral 101 designates a diaphragm for spatially controlling the amount of light entering the camera; 102 designates a shutter for temporally controlling the amount of the incident light; 103 designates a CCD for converting the received incident light to electrical signals; 104 designates a Y/C separator for generating from the image

signals output from the CCD 103 a luminance component and color components to be output separately; 105 designates a CCD driver for supplying the CCD 103 with drive signals for driving it; 106 designates an A/D converter for converting the analog  
5 luminance signal and the color signals output from the Y/C separator 104 into digital image data; 107 designates a high-speed buffer memory for temporarily storing the image data output from the A/D converter 106; 108 designates a data compressor/decompressor that reads from the high-speed buffer  
10 memory 107 the image data, divides the image data of an amount of a single screen into a plurality of blocks, and carries out data compression by coding through quantization of frequency information obtained by orthogonal transformation of each block, or data expansion by the reverse transformation;  
15 109 designates a recording memory for recording the data compressed image data through the data compressor/decompressor 108; 110 designates a D/A converter for converting the image data read from the high-speed buffer memory 107 into an analog signal; and 111 designates a system  
20 controller that supplies the foregoing blocks with timing signals for controlling their operation, and outputs controlling signals for controlling the diaphragm 101 and the shutter 102 by reading as photometric data the DC component data of each block after the orthogonal transformation in the  
25 data compression process in the data compressor/decompressor 108.

Next, the operation of the conventional digital still video camera will be described.

In this conventional digital still video camera, the  
30 system controller 111 reads block by block the DC component

data of each block after the orthogonal transformation in the data compression process by the data compressor/decompressor 108, and carries out the exposure control by controlling the driving of the diaphragm 101 and the shutter 102 by using the read data as the photometric data, thereby achieving the right exposure to a subject of the camera.

The conventional image processing unit with the foregoing structure employs the orthogonal transformation as its coding scheme. Thus, calculating and coding the photometric data on the real time basis requires a real time processing of a series of coding sequences. This, however, has a problem of complicating the control and increasing the circuit scale because the orthogonal transformation coding is one of the variable length coding methods.

Furthermore, to use the photometric data to implement gain correction of the digital data of the picked-up image, it is necessary to hold besides the coded data the DC components, or to regenerate the DC components by decoding the coded data, which presents a problem of increasing the processing procedure.

In addition, since the gain correction of the digital data obtained by coding the picked-up image cannot be provided directly to the coded data, the coded data must be decoded once, and then subjected to the sequential processing. This presents another problem of hindering the high speed processing.

Moreover, since the coding based on the orthogonal transformation is one of the variable length coding methods, the control such as calculating addresses for reading the coded data during the decoding becomes complicated, and this

presents a problem of reducing the processing speed and increasing the circuit scale.

Furthermore, coding into a single color signal component the image output from the image pickup device, which includes a plurality of color filters, poses a problem of degrading the accuracy of the photometric data. This is because the color modulation components are each processed as a resolution component, which increases the quantization error due to the coding.

In addition, it is necessary for the white balance processing, which corrects sensitivity errors in individual colors of the image output from the image pickup device including a plurality of color filters, to have coding circuits of the number of the color components, and this presents a problem of increasing the circuit scale.

Moreover, to select a block used for determining the photometric data in desired conditions, it is necessary for the processing of deciding the conditions to utilize data in the process of coding rather than the coded data themselves. This presents another problem of increasing the processing procedure.

Finally, to select a block used for determining the photometric data in desired conditions, the block to be used for generating the photometric data cannot be selected by a simple processing because the processing, which carries out the gain correction of the digital data obtained by coding the picked-up image, employs the variable length coding. This presents still another problem of complicating the processing.



## SUMMARY OF THE INVENTION

The present invention is implemented to solve the foregoing problems. It is therefore an object of the present invention to provide an image processing unit capable of achieving a real-time processing of a series of coding sequences with a simple control and a small circuit scale.

Another object of the present invention is to provide an image processing unit capable of implementing the gain correction using the coded data with a simple processing by generating only from the coded data the photometric data used for the gain correction of the digital image picked-up data, without holding the photometric data in addition to the coded data.

Still another object of the present invention is to provide an image processing unit capable of implementing the high-speed gain correction which uses the coded data by directly applying the gain correction of the digitally coded picked-up image data to the coded data.

Another object of the present invention is to provide an image processing unit capable of facilitating the control such as calculation of the addresses for reading the coded data during decoding.

Still another object of the present invention is to provide an image processing unit capable of improving the accuracy of the photometric data by reducing the quantization errors involved in coding the output image of the image pickup device including a plurality of color filters because the color modulation components are processed as a resolution component.

Another object of the present invention is to provide

an image processing unit capable of achieving, with a small circuit scale, the white balance processing for correcting sensitivity errors in individual colors of the image output from the image pickup device which includes the plurality of color filters, without using coding circuits of the number of the color components.

Still another object of the present invention is to provide an image processing unit capable of reducing the processing procedure to select a block used for determining the photometric data in desired conditions, by using the coded data themselves to decide the conditions.

Another object of the present invention is to provide an image processing unit capable of determining, when selecting a block to be used for generating the photometric data, the block used for generating the photometric data with simplifying the processing of carrying out the gain correction of the digitally coded picked-up image.

According to a first object of the present invention, there is provided an image processing unit comprising: an A/D converter for carrying out A/D conversion of image signals output from an image pickup apparatus that picks up an image and converts it into electrical signals, and for outputting A/D converted image signals as image data; a fixed length coding circuit for dividing the image data into unit blocks, each consisting of a predetermined number of pixels, and for coding the pixels in each unit block after obtaining an average level of the pixels in the unit block; and an exposure controller for calculating a luminance level of a whole set of pixel data in the unit blocks by integrating the average levels of the unit blocks, and for controlling exposure of

the image pickup apparatus such that the luminance level of the image data matches a predetermined level.

Here, the image processing unit may further comprise a coded image memory for storing fixed length coded data output  
5 from the fixed length coding circuit, the fixed length coded data including the average levels of the unit blocks.

The image processing unit may further comprise a fixed length decoding circuit for reading from the coded image memory the fixed length coded data, for calculating a luminance level  
10 of the image data from the average levels, and for carrying out fixed length decoding of the fixed length coded data with performing gain correction for adjusting the luminance level of the image data to a predetermined level.

The image processing unit may further comprising: a  
15 fixed length decoding circuit for reading from the coded image memory the fixed length coded data, and for carrying out fixed length decoding of the fixed length coded data; and a signal processor for carrying out, using the average levels, gain correction of image data output from the fixed length decoding  
20 circuit.

According to a second aspect of the present invention, there is provided an image processing unit comprising: an A/D converter for carrying out A/D conversion of image signals output from an image pickup device that picks up an image and  
25 converts it into electrical signals including a plurality of color components, and for outputting A/D converted image signals as image data; a pixel rearrangement circuit for sorting the image data output from the A/D converter such that each color component is arranged in a unit block, each of which  
30 consists of a predetermined number of pixels; and

a fixed length coding circuit for coding the pixels in each unit block after obtaining an average level of the pixels in the unit block.

Here, the image processing unit may further comprise an exposure controller for calculating a luminance level of a whole set of pixel data in the unit blocks by integrating the average levels of the unit blocks, and for controlling exposure of the image pickup apparatus such that the luminance level of the image data matches a predetermined level.

The image processing unit may further comprise signal level correction means for correcting, using the average levels of the unit blocks, relative signal levels of the respective color components.

The image processing unit may further comprise a coded image memory for storing fixed length coded data including the average level of each unit block, the fixed length coded data being output from the fixed length coding circuit.

The signal level correction means may read from the coded image memory the average levels, calculate from the average levels luminance levels of the pixel data in the unit blocks of the respective color components, and correct signal levels of the color components such that the luminance levels of the color components match with each other.

The image processing unit may further comprise a fixed length decoding circuit for reading from the coded image memory the fixed length coded data, and for carrying out fixed length decoding of the fixed length coded data with performing gain correction for adjusting, for each color component, the luminance level of the image data to a predetermined level by using the average levels.

The image processing unit may further comprise: a fixed length decoding circuit for reading from the coded image memory the fixed length coded data, and for carrying out fixed length decoding of the fixed length coded data; and a signal processor  
5 for carrying out, for each color component, signal level correction of image data output from the fixed length decoding circuit by using the average levels.

The image processing unit may further comprise selecting means for selecting a number of the unit blocks.

10 The image processing unit may further comprise selecting means for selecting a location of the unit blocks.

The image processing unit may further comprise selecting means for selecting the unit blocks in accordance with their average levels.

15 According to a third aspect of the present invention, there is provided an image processing method of reproducing a picked-up still image, the method comprising the steps of: carrying out A/D conversion of image signals output from an image pickup apparatus, and for outputting A/D converted image  
20 signals as image data; dividing the image data into unit blocks, each consisting of a predetermined number of pixels, and coding the pixels in each unit block after obtaining an average level of the pixels in the unit block; and calculating a luminance level of a whole set of pixel data in the unit blocks by  
25 integrating the average levels of the unit blocks, and controlling exposure of the image pickup apparatus such that the luminance level of the image data matches a predetermined level.

30 BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram showing an embodiment 1 of an image processing unit in accordance with the present invention;

Fig. 2 is a diagram showing an arrangement of color  
5 filters used by the image pickup device of the embodiment 1;

Fig. 3 is a diagram illustrating quantization levels for scaling the intensity of image signals of each pixel with a fixed length coding circuit;

Figs. 4 and 5 are a flowchart showing a coding procedure  
10 of the embodiment 1;

Fig. 6 is a block diagram showing an embodiment 2 of the image processing unit in accordance with the present invention;

Fig. 7 is a block diagram showing an embodiment 3 of the  
15 image processing unit in accordance with the present invention;

Figs. 8 and 9 are a flowchart showing a procedure of calculation for the gain correction carried out during decoding by the embodiment 3 of the image processing unit;

Fig. 10 is a block diagram showing an embodiment 4 of  
20 the image processing unit in accordance with the present invention;

Fig. 11 is a block diagram showing an embodiment 5 of the image processing unit in accordance with the present  
25 invention;

Fig. 12 is a schematic diagram illustrating a principle of a white balance processing for correcting levels of individual color signals;

Fig. 13 is a block diagram showing an embodiment 6 of  
30 the image processing unit in accordance with the present

invention;

Fig. 14 is a block diagram showing an embodiment 7 of the image processing unit in accordance with the present invention;

5 Fig. 15 is a block diagram showing an embodiment 8 of the image processing unit in accordance with the present invention; and

Fig. 16 is a block diagram showing a digital still video camera disclosed in Japanese patent application laid-open No. 10 4-298170/1992.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The invention will now be described with reference to the accompanying drawings.

##### 15 EMBODIMENT 1

Fig. 1 is a block diagram showing an embodiment 1 of an image processing unit in accordance with the present invention. In Fig. 1, the reference numeral 1 designates an image pickup apparatus including a one-chip image pickup device such as 20 a CCD that includes color filters with a plurality of colors, and outputs pixel signals in a dot serial manner; 2 designates an analog signal processing circuit comprising a filtering circuit, and an amplifier for amplifying analog image signals output from the image pickup apparatus 1 to carry out exposure control; 3 designates an A/D converter for converting analog 25 signals output from the analog signal processing circuit 2 into digital signals; 5 designates a fixed length coding circuit for performing a fixed length coding of the digital image data on a block by block basis of the color signals output 30 from the A/D converter 3, the coding being one of FBTC (fixed

block truncation coding) schemes; 6 designates a coded image memory for storing coded data output from the fixed length coding circuit 5; 17 designates a driver circuit for controlling the exposure time of the image pickup device of the image pickup apparatus 1 for carrying out exposure control; and 18 designates a system controller for controlling the analog signal processing circuit 2 and the driver circuit 17 in accordance with the coded data output from the fixed length coding circuit 5.

The reference numeral 7 designates a fixed length decoding circuit for carrying out fixed length decoding by reading the coded data from the coded image memory 6; 9 designates a signal processing circuit for performing, on the image data decoded by the fixed length decoding circuit 7, pixel interpolation, gray level correction, gamma correction and the like; 10 designates a frame memory for storing signals corrected by the signal processing circuit 9; 11 designates a variable length coding circuit for coding, for secondary storage, data read from the frame memory 10 using a variable length coding scheme like JPEG (Joint Photographic Experts Group) schemes; 12 designates a display unit 12 like a CRT for displaying data read from the frame memory 10 as an image; and 13 designates a secondary storage such as a floppy disk, hard disk or flash memory.

Next, the operation of the present embodiment 1 will be described.

A fundamental processing of a common AE (Auto-Exposure) for controlling the exposure of the image pickup device in the image pickup apparatus 1 is carried out by setting pickup conditions such that the luminance level of the picked-up image



matches a predetermined level. The luminance level of the image is obtained by integrating the image signals. To achieve the integration digitally, it is necessary to sequentially accumulate the A/D converted image data over a predetermined number of pixels.

In the present embodiment 1, the image pickup apparatus 1 captures images of a subject with its pickup device, and outputs, pixel by pixel in the scanning direction in a dot-serial manner, image signals corresponding to incident light filtered through the color filters. The color image signals are amplified by the analog signal processing circuit 2, and subjected to filtering for removing noise components. The image signals are converted into digital signals through the A/D converter 3, and are output as digital image data.

The fixed length coding circuit 5 carries out the fixed length coding of the digital image data on a block by block basis consisting of 4 by 4 pixels, that is, the total of 16 pixels as shown in Fig. 2. The unit block includes the three colors RGB in a mixed state, and the fixed length coding is carried out in this state.

Fig. 3 illustrates quantization levels for the fixed length coding circuit 5 to quantize the intensity of image signals of each pixel. In Fig. 3,  $L_{min}$  is a minimum value of the image signal intensity in the 16 pixels as shown in Fig. 2,  $L_{max}$  is a maximum value of the image signal intensity in the same 16 pixels,  $P_1$  is a value at the bottom one of eight equal divisions between the maximum value  $L_{max}$  and the minimum value  $L_{min}$ ,  $P_2$  is a value at the top one of the eight divisions,  $Q_1$  is the average value of the pixels with the intensity equal to or greater than  $L_{min}$  and equal to or less than  $P_1$ , and  $Q_8$

is the average value of pixels with the intensity equal to or less than  $L_{\max}$  and greater than  $P_2$ .

The symbol  $LD$  is a gray scale width indicator in the unit block, which is equal to  $Q_8 - Q_1$ , and  $L_1 - L_7$  are subdivisions of the gray scale width indicator  $LD$ , which are obtained by dividing the indicator by a factor of 8, and arranged in ascending order. The symbol  $LA$  is the average level of the image data in the unit block, and is equal to  $(Q_1 + Q_8)/2$ , and  $\phi_{ijk}$  represents the quantization level of each pixel.

Figs. 4 and 5 are a flowchart showing a coding procedure of the embodiment 1. The coding procedure will be described with reference to the flowchart.

First, the fixed length coding circuit 5 reads the image data in a unit block which is converted into the digital form through the A/D converter 3 (step ST1). Then, the fixed length coding circuit 5 calculates the signal intensity of the image data of the  $4 \times 4$  pixels, and successively obtains the values  $P_1$ ,  $P_2$ ,  $Q_1$ ,  $Q_8$ ,  $LA$ ,  $LD$ ,  $L_1 - L_3$  and  $L_5 - L_7$  (steps ST2-ST13) using the following equations.

$$P_1 = (L_{\max} + 7L_{\min})/8$$

$$P_2 = (7L_{\max} + L_{\min})/8$$

$$Q_1 = \text{Ave } (X_{mn} \leq P_1)$$

$$Q_8 = \text{Ave } (X_{mn} > P_2)$$

$$LA = (Q_1 + Q_8)/2$$

$$LD = Q_8 - Q_1$$

$$L_1 = LA - 3LD/8$$

$$L_2 = LA - LD/4$$

$$L_3 = LA - LD/8$$

$$L_5 = LA + LD/8$$

$$L_6 = LA + LD/4$$

$$L7 = LA + 3LD/8$$

Here, Q1 equation expresses obtaining the average value of the pixels with the intensity equal to or greater than Lmin and equal to or less than P1, and Q8 equation describes  
 5 obtaining the average value of pixels with the intensity equal to or less than Lmax and greater than P2.

After successively obtaining the values P1, P2, Q1, Q8, LA, LD, L1-L3 and L5-L7 in this way, the fixed length coding circuit 5 places  $n=1$  and  $m=1$  (steps ST14 and ST15), and decides  
 10 as to whether the signal intensity (referred to as a "pixel value" from now on)  $X_{mn}$  of the pixel address  $(m,n)$  (that is,  $X_{11}$  in the present case) is equal to or less than L1 (step ST16).

If the pixel value  $X_{11}$  is equal to or less than L1, the  
 15 fixed length coding circuit 5 places the quantization level  $\phi_{ijk}$  of the pixel at a binary value 000 (step ST17). Then, incrementing  $m$  by one (step ST31), the fixed length coding circuit 5 makes a decision as to whether  $m$  is equal to or less than four (step ST32). If  $m$  is equal to or less than four,  
 20 the fixed length coding circuit 5 compares the pixel value of the pixel with L1, again (step ST16).

If  $m$  is greater than four, the fixed length coding circuit 5 increments  $n$  by one (step ST33), and makes a decision whether the incremented  $n$  is equal to or less than four (step ST34).  
 25 If  $n$  is equal to or less than four, the fixed length coding circuit 5 compares the pixel value of the pixel with L1 again (step ST16).

If the pixel value  $X_{11}$  is greater than L1, the fixed length coding circuit 5 decides whether it is equal to or less than  
 30 L2 (step ST18). If the pixel value  $X_{mn}$  is equal to or less

than L2, the fixed length coding circuit 5 sets the quantization level  $\phi_{ijk}$  of the pixel at a binary value 001 (step ST19). Then, incrementing m by one (step ST31), the fixed length coding circuit 5 makes a decision as to whether m is equal to or less than four (step ST32). If m is equal to or less than four, the fixed length coding circuit 5 compares the pixel value of the pixel with L1, again (step ST16). If m is greater than four, the fixed length coding circuit 5 increments n by one (step ST33), and makes a decision whether the incremented n is equal to or less than four (step ST34). If n is equal to or less than four, the fixed length coding circuit 5 compares the pixel value of the pixel with L1 again (step ST16).

Thus, the fixed length coding circuit 5 decides the division L1-L2, L2-L3, L3-L4, L4-L5, L5-L6 or L6-L7, to which the pixel value belongs (steps ST16, ST18, ST20, ST22, ST24, ST26 and ST28), and assigns to the pixel one of the quantization levels  $\phi_{ijk} = 000, 001, 010, 011, 100, 101, 110$  and  $111$  (steps ST17, ST19, ST21, ST23, ST25, ST27 and ST29).

The coding is completed by thus assigning the quantization levels to all the pixels in the unit block. The coded data of the unit block consist of LA, LD and  $\phi_{ijk}$  of respective pixels.

The foregoing process is iterated by the number of the unit blocks in the entire image.

The luminance level of the entire image can be obtained by a small amount of calculations by integrating the average levels LA of the fixed length coded data of the individual unit blocks obtained through the fixed length coding by the fixed length coding circuit 5. This is because the average

levels LA each amount to the information obtained by averaging the image signal intensity of all the 16 pixels in the unit block, which means that the accumulation processing of the 16 pixels has been completed, and hence the integrating processing can be reduced by a factor of 16. The system controller 18 obtains the luminance level of the image by integrating the average levels LA, and controls the driver circuit 17 and analog signal processing circuit 2 to achieve an intended luminance level.

The fixed length coding circuit 5 stores the fixed length coded data in the coded image memory 6. To reproduce the image, the fixed length decoding circuit 7 reads the fixed length coded data stored in the coded image memory 6, and carries out the fixed length decoding of the data. Subsequently, the signal processing circuit 9 performs on the decoded data the pixel interpolation, the gray level correction, the gamma correction and the like, and stores the data into the frame memory 10. When displaying the image, the display unit 12 reads the image signals from the frame memory 10, and displays the image. To store the data in the secondary storage 13, the variable length coding circuit 11 carries out the variable length coding of the data, and stores the data in the secondary storage 13.

As described above, the present embodiment 1 can obtain the luminance level of the entire image by a small amount of calculations, thus offering an advantage of being able to perform real time exposure control with ease.

#### EMBODIMENT 2

Fig. 6 is a block diagram showing an embodiment 2 of the

image processing unit in accordance with the present invention, in which the same reference numerals designate the same components as those of the foregoing embodiment 1 as shown in Fig. 1, and the description thereof is omitted here.

5       Next, the operation of the present embodiment 2 will be described.

10       In the present embodiment 2, the fixed length coded data output from the fixed length coding circuit 5 is temporarily stored in the coded image memory 6. The system controller 18 reads from the coded image memory 6 the average levels LA, and controls the exposure in accordance with the average levels LA. The exposure control scheme of the system controller 18 is the same as that of the foregoing embodiment 1.

15       As described above, the present embodiment 2 stores in the coded image memory 6 the coded data of the entire image. This offers an advantage of being able to achieve the exposure control which can set the integration conditions flexibly using software or the like.

## 20   EMBODIMENT 3

Fig. 7 is a block diagram showing a configuration of an embodiment 3 of the image processing unit in accordance with the present invention. In Fig. 7, the same reference numerals designate the same components as those of the embodiment 1 as shown in Fig. 1, and the description thereof is omitted here. In Fig. 7, the reference numeral 7a designates a fixed length decoding circuit for carrying out decoding with a gain correction function.

30       When capturing pictures under fluorescent lamps or shooting moving subject, the pickup conditions during

photometry can sometimes vary from those during picking up the image. In such a case, the image data must undergo gain correction so that the calculated luminance level of the captured image matches a predetermined level. The present embodiment 3 of the image processing unit performs such gain correction. The calculation of the luminance level of the image data can be carried out using the average levels LA of the fixed length coded data as in the embodiments 1 and 2.

Next, the operation of the present embodiment 3 will be described.

In the present embodiment 3, the fixed length coded data generated by the fixed length coding circuit 5 is temporarily stored in the coded image memory 6.

A gain correction coefficient K is given by  $K=S/C$ , where S is the predetermined luminance level, and C is the luminance level of the picked-up image data. Therefore, the luminance level of the reproduced image can be adjusted to the prescribed luminance level by multiplying all the image data acquired through the image pickup apparatus 1 by the gain correction coefficient K. In addition, the amount of calculation for the gain correction can be reduced by carrying the calculation during decoding.

Figs. 8 and 9 are a flowchart illustrating the gain correction calculation during the decoding. The decoding procedure by the fixed length decoding circuit 7a will now be described with reference to the flowchart of Figs. 8 and 9.

First, the system controller 18 reads from the coded image memory 6 the average level LA and the gray scale width indicator LD of the current unit block, and supplies them to the fixed

length decoding circuit 7a along with the gain correction coefficient K. Here, the gray scale width indicator LD is that of the unit blocks, which is equal to Q8-Q1.

From the average level LA, the gray scale width indicator LD and the gain correction coefficient K, the fixed length decoding circuit 7a obtains in advance decode levels LEVEL0-LEVEL7 which are multiplied by the gain correction coefficient K (step ST81-ST88).

Subsequently, the fixed length decoding circuit 7a places a vertical coordinate value n to one (step ST89), and then a horizontal coordinate value m to one (step ST90). Thus, the coordinates (1,1) are designated as an address in the unit block by the steps ST89 and ST90.

Next, the fixed length decoding circuit 7a decides the quantization level  $\phi_{ijk}$  of the designated address (steps ST91, ST93, ST95, ST97, ST99, ST101 and ST103), and assigns, in accordance with the decided quantization level  $\phi_{ijk}$ , one of the gain corrected decode levels LEVEL0-LEVEL7 as the signal intensity  $Y_{mn}$  of the pixel ( $Y_{11}$ , if the pixel coordinates are (1,1)) (steps ST92, ST94, ST96, ST98, ST100, ST102, ST104 and ST105).

After obtaining the signal intensity of the pixel (1,1), the fixed length decoding circuit 7a increments the position of the pixel by one in the horizontal direction (step ST106), and decodes the signal intensity of the pixel (2,1) through the same procedure (step ST91-105).

After decoding the signal intensity of the pixels in the top row in the unit block (step ST107), the fixed length decoding circuit 7a increments the coordinate in the vertical direction by one (step ST108), and decodes the signal intensity



of the pixels in the next row through the same procedure (step ST90-107).

By thus decoding all the pixels in the unit blocks (steps ST90-ST109), the decoding is completed.

5       According to the present embodiment 3, even when the signal intensity of the 16 pixels ranges over all the eight decode levels LEVEL0-LEVEL7, for example, the calculation of the 16 pixels can be halved to eight times, offering an advantage of being able to considerably reduce the calculation  
10       amount for the exposure control.

#### EMBODIMENT 4

Fig. 10 is a block diagram showing a configuration of an embodiment 4 of the image processing unit in accordance  
15       with the present invention. In Fig. 10, the same reference numerals designate the same components as those of the embodiment 1 as shown in Fig. 1, and the description thereof is omitted here. In Fig. 10, the reference numeral 9a designates a signal processing circuit having a gain  
20       correction function.

Next, the operation of the present embodiment 4 will be described.

The fixed length decoding circuit 7 reads the fixed length coded data stored in the coded image memory 6, carries out  
25       the normal fixed length decoding, and supplies the decoded image data to the signal processing circuit 9a. On the other hand, the system controller 18 reads from the coded image memory 6 the average levels LA, and supplies them to the signal processing circuit 9a. The signal processing circuit 9a  
30       carries out, in conjunction with the other signal processings,

the calculation for the gain correction on the basis of the average levels LA.

According to the present embodiment 4, an advantage can be achieved of being able to control the gain correction coefficient in accordance with the data after the signal processings produced by the signal processing circuit 9a, in addition to the advantage of the foregoing embodiment 3.

#### EMBODIMENT 5

Fig. 11 is a block diagram showing a configuration of an embodiment 5 of the image processing unit in accordance with the present invention. In Fig. 11, the same reference numerals designate the same components as those of the embodiment 1 as shown in Fig. 1, and the description thereof is omitted here. In Fig. 11, the reference numeral 4 designates a pixel rearrangement circuit that sorts the RGB color signals of pixels output from the A/D converter 3, and outputs a batch of unit blocks of respective color components for coding; 8 designates a reverse rearrangement circuit for carrying out reverse sorting of the pixel signals such that they are rearranged in the same order as they are read out in the scanning direction, by sorting the data decoded by the fixed length decoding circuit 7 in the order reverse to the sorting order of the pixel rearrangement circuit 4; and 18a designates a system controller for carrying out level correction control of individual color signals based on the A/D converted image signals that undergo the fixed length coding.

Next, the operation of the present embodiment 5 will be described.

The image pickup apparatus 1 captures the image of a subject, and outputs image signals corresponding to the incident light filtered by the color filters as shown in Fig. 2, pixel by pixel in the scanning direction in a dot serial manner. The color image signals are amplified by the analog signal processing circuit 2, and filtered to remove their noise components. Subsequently, they are converted into digital signals through the A/D converter 3, and are supplied to the pixel rearrangement circuit 4.

The pixel rearrangement circuit 4, alternately using two line buffers not shown, sequentially writes into a first line buffer the image data of a scanning line, and at the same time reads from a second line buffer the image data with changing the read addresses, thereby carrying out the sorting of the image data. The image data, which is rearranged by the pixel rearrangement circuit 4 in such a manner that each color component forms a batch, is converted into fixed length coded data through the fixed length coding by the fixed length coding circuit 5. The fixed length coded data is stored in the coded image memory 6.

Incidentally, the image signals output from the image pickup device, on which a plurality of color filters are disposed, exhibit different output level characteristics for the individual color signals because of the difference in the spectral sensitivity characteristics of the color filters. For example, when shooting an achromatic color subject with a pickup device with three RGB color filters, although the output levels of the color signals are expected to match with each other, they can differ in practice as shown in Fig. 12(a) because of the difference in the spectral sensitivity

characteristics of the color filters. In view of this, the system controller 18a carries out a white balance processing to correct the levels of the color signals so as to adjust them as shown in Fig. 12(b). The level correction of each color signal is based on the principle that the spectral characteristics of a common subject spreading over a wide range will become achromatic. Thus, the system controller 18a uses without change the image data as picked up in the level correction processing. In other words, if no sensitivity difference is present in the color filters when capturing individual color image signals in a particular range, the levels of the color signals are expected to match with each other. Thus, the deviation in the level is corrected as the sensitivity difference. Accordingly, the white balance processing uses, as the AE processing, the integrals of the output signals of the image pickup device.

In the present embodiment 5, the fixed length coding circuit 5 carries out fixed length coding of the data sorted by the pixel rearrangement circuit 4 such that the color signal components in each unit block become the same color, thereby achieving the fixed length coding for each color signal. As a result, the average level LA can be extracted from each color signal. For example, when G has the highest sensitivity in the three colors, the system controller 18a calculates a level correction coefficient Kr for the R signal by  $K_r = S_G/S_R$ , and a level correction coefficient Kb for the B signal by  $K_b = S_G/S_B$ , where SR, SG and SB are integrals of the average levels LA of the R, G and B signals, respectively. Then, the RGB signal levels can be adjusted by multiplying the R and B signals in the picked-up image signals by Kr and Kb, respectively.

The present embodiment 5 implements the real-time white balance processing by carrying out the correction processing during the sorting of the pixels for bringing the same color components together into a unit block. The calculation of the level correction coefficients  $K_r$  and  $K_b$  can be achieved by recursively correcting the already corrected signals with providing a delay, or can be completed at once by calculating them from the uncorrected image signals to terminate the white balance processing in a short time. Besides, it is not necessary to match the levels of the RGB signals. For example, they can be provided with level differences as needed such as correcting the color temperature of a light source.

Although the reproduction method of the image signals of the present embodiment 5 is basically the same as that of the foregoing embodiments 1-3, since the present embodiment 5 carries out the fixed length coding after the pixel sorting, the pixel reverse rearrangement circuit 8 performs the sorting opposite to that of the pixel rearrangement circuit 4 on the data decoded by the fixed length decoding circuit 7 so that the pixel signals are rearranged in the same order as the pixel signals read out in the scanning direction. The subsequent operation is the same as that of the embodiments 1-3.

Thus, the present embodiment 5 offers an advantage of being able to reduce, by extracting average levels  $LA$  of individual signals, the amount of calculation for obtaining the level correction coefficients of the individual color signals.

#### EMBODIMENT 6

Fig. 13 is a block diagram showing an embodiment 6 of

the image processing unit in accordance with the present invention. In Fig. 13, the same reference numerals designate the same components as those of the embodiment 5 as shown in Fig. 11, and the description thereof is omitted here. In the

5 present embodiment 6, the system controller 18a reads out the fixed length coded data stored in the coded image memory 6 to carry out the level correction of each color signal.

Next, the operation of the present embodiment 6 will be described.

10 In the present embodiment 6, the data, which undergoes the pixel sorting by the pixel rearrangement circuit 4 and the fixed length coding by the fixed length coding circuit 5, is temporarily stored in the coded image memory 6 as the fixed length coded data. The system controller 18a reads out

15 the average levels LA of the individual color signals stored in the coded image memory 6, and carried out the white balance processing as in the foregoing embodiment 5.

Thus, since the present embodiment 6 stores in the coded image memory 6 the coded data associated with the entire screen,

20 it has an advantage of being able to implement a processing that can set the integration conditions flexibly by software or the like, for example.

#### EMBODIMENT 7

25 Fig. 14 is a block diagram showing an embodiment 7 of the image processing unit in accordance with the present invention. In Fig. 14, the same reference numerals designate the same components as those of the embodiment 6 as shown in Fig. 13, and the description thereof is omitted here. In Fig.

30 14, the reference numeral 7b designates a fixed length decoding

circuit that can achieve decoding in conjunction with the level correction of the individual color signals.

Next, the operation of the present embodiment 7 will be described.

5 In the present embodiment 7, the data, which is subjected to the sorting by the pixel rearrangement circuit 4 and to the fixed length coding by the fixed length coding circuit 5, is temporarily stored in the coded image memory 6. The system controller 18a reads from the coded image memory 6 the average  
10 levels LA, and supplies them to the fixed length decoding circuit 7b with the level correction coefficients Kr and Kb. The fixed length decoding circuit 7b carries out the level correction of individual color signals on the basis of the average levels LA, and the level correction coefficients Kr and Kb, followed by the normal fixed length decoding.  
15

Thus, the present embodiment 7 has an advantage of being able to reduce the amount of the calculation for the level correction.

## 20 EMBODIMENT 8

Fig. 15 is a block diagram showing an embodiment 8 of the image processing unit in accordance with the present invention. In Fig. 15, the same reference numerals designate the same components as those of the embodiment 6 as shown in  
25 Fig. 13, and the description thereof is omitted here. In Fig. 15, the reference numeral 9b designates a signal processor for carrying out the level correction of respective color signals after the normal signal processing.

Next, the operation of the present embodiment 8 will be  
30 described.

In the present embodiment 8, the fixed length decoding circuit 7 reads from the coded image memory 6 the fixed length coded data, and carries out the fixed length decoding thereof, and the pixel reverse rearrangement circuit 8 rearranges the image data, which undergoes the fixed length decoding, in the same order as the image data read in the direction of the scanning line. Subsequently, the signal processing circuit 9b carries out the normal signal processing such as the pixel interpolation, the gray level correction and the gamma correction, followed by the level correction of the color signals, and supplies the image data to the frame memory 10. The subsequent operation is the same as that of the foregoing embodiments as described above.

Thus, the present embodiment 8 has an advantage of being able to control the level correction coefficients by referring to the data after the signal processing.

Incidentally, the system controller 18a can have a function to change the number of unit blocks to be processed, thereby limiting the amount of the calculation or the calculation duration.

Furthermore, the system controller 18a can have a function to arbitrary set the location of the unit blocks to be processed, thereby neglecting from consideration the peripheries of the screen at which light amount can be insufficient due to lens characteristics.

Moreover, the system controller 18a can have a function to arbitrary set the range of levels of the unit blocks to be processed in order to use only signals in a specified luminance range, thereby avoiding using low luminance level



signals susceptible to noise or high luminance level signals with different saturation characteristics.

1964-1965

What is claimed is:

1. An image processing unit comprising:

an A/D converter for carrying out A/D conversion of image signals output from an image pickup apparatus that picks up an image and converts it into electrical signals, and for outputting A/D converted image signals as image data;

a fixed length coding circuit for dividing the image data into unit blocks, each consisting of a predetermined number of pixels, and for coding the pixels in each unit block after obtaining an average level of the pixels in the unit block; and

an exposure controller for calculating a luminance level of a whole set of pixel data in the unit blocks by integrating the average levels of the unit blocks, and for controlling exposure of the image pickup apparatus such that the luminance level of the image data matches a predetermined level.

2. The image processing unit according to claim 1, further comprising a coded image memory for storing fixed length coded data output from the fixed length coding circuit, the fixed length coded data including the average levels of the unit blocks.

3. The image processing unit according to claim 2, further comprising a fixed length decoding circuit for reading from said coded image memory the fixed length coded data, for calculating a luminance level of the image data from the average levels, and for carrying out fixed length decoding of the fixed length coded data with performing gain correction for adjusting the luminance level of the image data to a

predetermined level.

4. The image processing unit according to claim 2, further comprising:

5       a fixed length decoding circuit for reading from said coded image memory the fixed length coded data, and for carrying out fixed length decoding of the fixed length coded data; and

10       a signal processor for carrying out, using the average levels, gain correction of image data output from said fixed length decoding circuit.

5. An image processing unit comprising:

15       an A/D converter for carrying out A/D conversion of image signals output from an image pickup device that picks up an image and converts it into electrical signals including a plurality of color components, and for outputting A/D converted image signals as image data;

20       a pixel rearrangement circuit for sorting the image data output from said A/D converter such that each color component is arranged in a unit block, each of which consists of a predetermined number of pixels; and

25       a fixed length coding circuit for coding the pixels in each unit block after obtaining an average level of the pixels in the unit block.

6. The image processing unit according to claim 5, further comprising an exposure controller for calculating a luminance level of a whole set of pixel data in the unit blocks by  
30   integrating the average levels of the unit blocks, and for

controlling exposure of the image pickup apparatus such that the luminance level of the image data matches a predetermined level.

5 7. The image processing unit according to claim 5, further comprising signal level correction means for correcting, using the average levels of the unit blocks, relative signal levels of the respective color components.

10 8. The image processing unit according to claim 7, further comprising a coded image memory for storing fixed length coded data including the average level of each unit block, the fixed length coded data being output from the fixed length coding circuit.

15 9. The image processing unit according to claim 8, wherein said signal level correction means reads from said coded image memory the average levels, calculates from the average levels luminance levels of the pixel data in the unit blocks of the  
20 respective color components, and corrects signal levels of the color components such that the luminance levels of the color components match with each other.

10. The image processing unit according to claim 8, further  
25 comprising a fixed length decoding circuit for reading from said coded image memory the fixed length coded data, and for carrying out fixed length decoding of the fixed length coded data with performing gain correction for adjusting, for each color component, the luminance level of the image data to a  
30 predetermined level by using the average levels.

11. The image processing unit according to claim 8, further comprising:

5 a fixed length decoding circuit for reading from said coded image memory the fixed length coded data, and for carrying out fixed length decoding of the fixed length coded data; and

10 a signal processor for carrying out, for each color component, signal level correction of image data output from said fixed length decoding circuit by using the average levels.

12. The image processing unit according to claim 1, further comprising selecting means for selecting a number of the unit blocks.

15

13. The image processing unit according to claim 1, further comprising selecting means for selecting a location of the unit blocks.

20 14. The image processing unit according to claim 1, further comprising selecting means for selecting the unit blocks in accordance with their average levels.

25 15. The image processing unit according to claim 7, further comprising selecting means for selecting a number of the unit blocks.

30 16. The image processing unit according to claim 7, further comprising selecting means for selecting a location of the unit blocks.

17. The image processing unit according to claim 7, further comprising selecting means for selecting the unit blocks in accordance with their average levels.

5

18. An image processing method of reproducing a picked-up still image, said method comprising the steps of:

carrying out A/D conversion of image signals output from an image pickup apparatus, and for outputting A/D converted

10 

image signals as image data;

dividing the image data into unit blocks, each consisting of a predetermined number of pixels, and coding the pixels in each unit block after obtaining an average level of the pixels in the unit block; and

15 

calculating a luminance level of a whole set of pixel data in the unit blocks by integrating the average levels of the unit blocks, and controlling exposure of the image pickup apparatus such that the luminance level of the image data matches a predetermined level.

20

## Abstract of the Disclosure

An image processing unit is provided which can solve a problem of a conventional image processing unit in that the control for coding image data is complicated and its circuit scale is large. The image pickup apparatus picks up an image of a subject and converts it to electric signals, thereby outputting image signals. An A/D converter A/D converts the image signals, and outputs them as image data. A fixed length coding circuit breaks down the image data into small unit blocks consisting of a predetermined number of pixels, and carries out fixed length coding after obtaining the average level of the pixel data in each unit block. An exposure controller calculates a luminance level of a whole set of pixel data in the unit blocks, and controls the exposure of the image pickup apparatus so that image data becomes a predetermined luminance level.

FIG. 1






FIG.2




FIG.3




FIG.4

## CODING PROCEDURE(1/2)




FIG.5

CODING PROCEDURE(2/2)




FIG.6




FIG.7




FIG.8




FIG.9






FIG.10




FIG.11





FIG.12



(a) (b)

FIG.13




FIG.14




FIG.15





FIG. 16(PRIOR ART)



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

## Declaration and Power of Attorney For Patent Application

### 特許出願宣言書及び委任状

### Japanese Language Declaration

### 日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

"IMAGE PROCESSING UNIT AND IMAGE PROCESSING  
 METHOD WITH SIMPLIFIED EXPOSURE, GAIN  
 AND WHITE BALANCE CONTROL"

上記発明の明細書（下記の欄でx印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ \_\_月\_\_日に提出され、米国出願番号または特許協定条約国際出願番号を\_\_\_\_とし、  
 （該当する場合）\_\_\_\_に訂正されました。

☐ was filed on \_\_\_\_\_  
 as United States Application Number or  
 PCT International Application Number  
 \_\_\_\_\_ and was amended on  
 \_\_\_\_\_ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されたとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

## Japanese Language Declaration

(日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国外の国の少なくとも一カ国を指定している特許協力条約365(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

## Prior Foreign Application(s)

外国での先行出願

10-176418

(Number)

(番号)

Japan

(Country)

(国名)

(Number)

(番号)

(Country)

(国名)

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Priority Not Claimed

優先権主張なし

23/June/1998

(Day/Month/Year Filed)

(出願年月日)

(Day/Month/Year Filed)

(出願年月日)

私は、第35編米国法典119条(e)項に基づいて下記の米国外特許出願規定に記載された権利をここに主張いたします。

(Application No.)

(出願番号)

(Filing Date)

(出願日)

(Application No.)

(出願番号)

(Filing Date)

(出願日)

私は、下記の米国法典第35編120条に基づいて下記の米国外特許出願に記載された権利、又は米国外を指定している特許協力条約365条(c)に基づき権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国外特許出願に開示されていない限り、その先行米国外出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

(Application No.)

(出願番号)

(Filing Date)

(出願日)

(Application No.)

(出願番号)

(Filing Date)

(出願日)

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

(Status: Patented, Pending, Abandoned)

(現況: 特許許可済、係属中、放棄済)

(Status: Patented, Pending, Abandoned)

(現況: 特許許可済、係属中、放棄済)

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私の入手した情報と私の信じることに基づき表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の表明を行なえば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

## Japanese Language Declaration (日本語宣言書)

委任状： 私は下記の発明者として、本出願に関する一切の  
 手続きを米特許商標局に対して遂行する弁理士または代理人  
 として、下記の者を指名いたします。(弁理士、または代理  
 人の氏名及び登録番号を明記のこと)

TERRELL C. BIRCH (Reg. No. 19,382)  
 RAYMOND C. STEWART (Reg. No. 21,066)  
 JOSEPH A. KOLASCH (Reg. No. 22,463)  
 ANTHONY L. BIRCH (Reg. No. 26,122)

JAMES M. SLATTERY (Reg. No. 28,380)  
 BERNARD L. SWEENEY (Reg. No. 24,448)  
 MICHAEL K. MUTTER (Reg. No. 29,680)  
 CHARLES GORENSTEIN (Reg. No. 29,271)

POWER OF ATTORNEY: As a named inventor, I hereby appoint  
 the following attorney(s) and/or agent(s) to prosecute this  
 application and transact all business in the Patent and Trademark  
 Office connected therewith (list name and registration number)

GERALD M. MURPHY (Reg. No. 28,977)  
 LEONARD R. SVENSSON (Reg. No. 30,330)  
 TERRY L. CLARK (Reg. No. 32,644)  
 ANDREW D. MEIKLE (Reg. No. 32,868)

MARC S. WEINER (Reg. No. 32,181)  
 ANDREW F. REISH (Reg. No. 33,443)  
 JOE M. MUNCY (Reg. No. 32,334)  
 C. JOSEPH FARACI (Reg. No. 32,350)

書類送付先

Send Correspondence to:

BIRCH, STEWART, KOLASCH & BIRCH, LLP  
 P.O. BOX 747  
 FALLS CHURCH, VA 22040-0747  
 TEL: (703) 205-8000

直接電話連絡先： (名前及び電話番号)

Direct Telephone Calls to: (name and telephone number)

BIRCH, STEWART, KOLASCH & BIRCH, LLP  
 TEL: (703) 205-8000

唯一または第一発明者名		Full name of sole or first inventor	
		Narihiro MATOBA	
発明者の署名	日付	Inventor's signature	Date
		<i>Narihiro Matoba</i>	June 11, 1999
住所		Residence	
		Tokyo, Japan	
国籍		Citizenship	
		Japanese	
私書箱		Post Office Address	
		c/o MITSUBISHI DENKI KABUSHIKI KAISHA, 2-3, Marunouchi 2-chome, Chiyoda-ku, Tokyo 100-8310 Japan	
第二共同発明者		Full name of second joint inventor, if any	
		Kazuto TERADA	
第二共同発明者	日付	Second inventor's signature	Date
		<i>Kazuto Terada</i>	June 11, 1999
住所		Residence	
		Tokyo, Japan	
国籍		Citizenship	
		Japanese	
私書箱		Post Office Address	
		c/o Microsoft Corporation, 2-2-1, Yoyogi, Shibuya-ku, Tokyo 151-8583 Japan	

(第三以降の共同発明者についても同様に記載し、署名をす  
 ること)

(Supply similar information and signature for third and subsequent  
 joint inventors.)

第3の共同発明者の氏名 (該当する場合)		Full name of third joint inventor, if any, Masashi TAMURA	
同第3発明者の署名	日付	Third Inventor's signature <i>Masashi Tamura</i>	Date June 11, 1999
住所		Residence Tokyo, Japan	
国籍		Citizenship Japanese	
郵便の宛先		Post Office Address c/o MITSUBISHI DENKI KABUSHIKI KAISHA, 2-3, Marunouchi 2-chome, Chiyoda-ku, Tokyo 100-8310 Japan	
第4の共同発明者の氏名 (該当する場合)		Full name of fourth joint inventor, if any,	
同第4発明者の署名	日付	Fourth Inventor's signature	Date
住所		Residence	
国籍		Citizenship	
郵便の宛先		Post Office Address	
第5の共同発明者の氏名 (該当する場合)		Full name of fifth joint inventor, if any,	
同第5発明者の署名	日付	Fifth Inventor's signature	Date
住所		Residence	
国籍		Citizenship	
郵便の宛先		Post Office Address	